

# Quantum-size effects in sub-10 nm fin width InGaAs finFETs

Alon Vardi, Xin Zhao, and Jesús A. del Alamo

*Microsystems Technology Laboratories, MIT*

December 9, 2015

## **Sponsors:**

DTRA



NSF (E3S STC)

Northrop Grumman

# Outline


- Motivation
- Process Technology
- Electrical characteristics
- Modeling
- Conclusions

# InGaAs planar Quantum-Well MOSFETs





- InGaAs planar MOSFET performance matches that of High Electron Mobility Transistors (HEMT)

# InGaAs planar Quantum-Well MOSFETs - short-channel effects



- Short-channel effects limit scaling to  $L_g \sim 40 \text{ nm}$
- 3D transistors required for further scaling

# InGaAs finFETs





Thathachary, VLSI 2015

$W_F \sim 50 \text{ nm}$


$W_F \sim 30 \text{ nm}$



Waldron, VLSI 2014




Radosavljevic, IEDM 2011 Kim, IEDM 2013




Kim, TED 2014

- III-V finFETs improve short-channel effects
- Most InGaAs finFETs demonstrations feature  $W_f = 30\text{-}50 \text{ nm}$

# $V_T$ variation with $W_f$



Increased sensitivity  
of  $V_T$  to  $W_f$  in InGaAs




Nidhi, DRC 2012

- $m_e^*(Si)/m_e^*(InGaAs) > 7 \rightarrow$  Quantum effects  $\uparrow \rightarrow \Delta V_T(InGaAs) \uparrow$
- Goal of this work: experimental verification
- Need InGaAs finFET with  $W_f < 10$  nm

# Key technologies – nanostructure definition – Dry etch


- **$\text{BCl}_3/\text{SiCl}_4/\text{Ar}$  RIE** of InGaAs nanostructures with smooth, vertical sidewalls and high aspect ratio (>10)

As etched



# Key technologies – nanostructure definition – Digital etch (DE)

- **Digital etch (DE):** self-limiting  $O_2$  plasma oxidation +  $H_2SO_4$  oxide removal





Lin, EDL 2014

- Shrinks fin width by 2 nm per cycle
- Unchanged shape
- Reduced roughness



# Key technologies – nanostructure definition

## Dry etch + Digital etch





Zhao, EDL 2014

Stand alone nano structures down to 15 nm




# Key technologies – nanostructure definition – sidewall slope

Etching time



- Etching depth impacts sidewall slope at top 50 nm
- For  $H_f > 150$  nm, upper 50 nm sidewalls become vertical


# Sidewall finFET




- Typical device consists of 100 fins,  $L_g = 3 \mu\text{m}$

# Sidewall finFET - process flow

50 nm thick, n-InGaAs  
 $N_D=10^{18} \text{ cm}^{-3}$




InAlAs buffer  
on SI-InP




Fin Patterning + Digital etch


Gate dielectric + Mo




Gate stack



Gate Patterning



Contacts + Pads





# Sub-10 nm fin-width InGaAs finFETs

- 50 nm thick InGaAs channel
- $N_D=10^{18} \text{ cm}^{-3}$
- $L_g=3 \mu\text{m}$
- Oxide:  $\text{Al}_2\text{O}_3/\text{HfO}_2$  (EOT $\sim 3 \text{ nm}$ )



SW  $\sim 90^\circ$

SW  $\sim 80^\circ$





$W_f=7 \text{ nm}$ ,  $L_g=3 \mu\text{m}$  MOSFET

(SW  $\sim 90^\circ$ )




# Impact of $W_f$ on subthreshold characteristics





- $V_T$  defined at 5 nA/fin
- Strong sensitivity of  $V_T$  to  $W_f < 10$  nm for SW90

# Low-temperature measurements




as  $T \downarrow \rightarrow$

- $D_{it}$  impact  $\downarrow$
- Rigid  $\Delta V_T > 0$
- Strong sensitivity of  $V_T$  to  $W_f$  for SW90 maintained





# Subthreshold carrier concentration at 90K




- CV+IV  $\rightarrow \mu(V_{GS})$
- Use  $\mu_{max}$  to transfer subthreshold characteristics to  $n_{fin}$




# Impact of $W_f$ on $V_T$

$V_{Tn}$  at constant  $n_{fin} = 5 \cdot 10^5 \text{ cm}^{-1}$






$V_{Tn}$  sensitivity to  $W_f$  persists

# Classic $V_T - W_f$ dependence




Threshold:




- $W_f \uparrow \Rightarrow |V_T - V_{fb}| \uparrow$

# Quantum $V_T - W_f$ dependence

Classic





Quantum




- Quantum confinement creates subbands  $\rightarrow$  CB Min  $\uparrow$
- For constant  $N_D \rightarrow E_F \uparrow$
- Positive shift to  $V_T$  as  $W_f \downarrow$

# Impact of $W_f$ on $V_T$

Poisson-Schrodinger simulations (Nextnano):




$W_f = 4\text{nm}$



- $\Delta V_T > 0$  due to quantum confinement for  $W_f < 10\text{ nm}$
- Larger  $\Delta V_T$  in SW90 due to greater quantum confinement



# Impact of $W_f$ on $V_T$

Comparison of simulation and experiments:




Good agreement after rigid  $V_T$  shift

# Impact of sidewall slope



$V_T$  vs.  $\bar{W}_f$  match for both sidewall slopes


# Impact of $W_f$ on $V_T$ : effect of doping



- Reduced doping (inv. mode)  $\rightarrow$  reduced  $V_T$  variation
- Strong quantum  $\Delta V_T$  for  $W_f < 10$  nm regime

# Impact of $W_f$ on $V_T$ : comparison with Si

Self-consistent P-S simulations:



$V_T$  of InGaAs finFETs with  $W_f < 10$  nm:

- $\sim 4x$  more sensitive to  $W_f$  than Si!
- due to quantum effects




# Conclusions

- InGaAs finFETs with  $W_f < 10$  nm demonstrated experimentally
- Observation of quantum size effects in sub-10 nm fins
- Implication for manufacturing control in future nm-scale InGaAs finFETs

**Thank you !**


# Sidewall $D_{it}$ profile



Vardi, DRC 2014



- Fitting with  $\mu_{max}$  extracted via CV+IV  $E-E_v$  [eV]
- U-shape  $D_{it}$  profile provides excellent agreement with measurements for the entire  $W_f$  range.
- At the flat minima –  $D_{it}$  level of  $3 \times 10^{12}$  cm<sup>-2</sup> eV<sup>-1</sup>

# Low-temperature measurements




as  $T \downarrow \rightarrow$

- $D_{it}$  impact  $\downarrow$
- Rigid  $\Delta V_T > 0$
- Strong sensitivity of  $V_T$  to  $W_F$  for SW90 maintained





# Subthreshold carrier concentration at 90K




- $CV+IV \rightarrow \mu(V_{GS})$
- Use  $\mu_{max}$  to transfer subthreshold characteristics to  $n_{fin}$


# Effect of $D_{it}$ on $V_T$ - $W_F$ dependence



# SW80 - different $W_F$



# SW90 - different $W_F$





# Sub T carrier concentration

$$I_D = \frac{W}{L} D_e \frac{kT}{q} C_T \exp\left[\frac{q(V_{GS} - V_T)}{nkT}\right] \left(1 - \exp\left[-\frac{qV_{DS}}{nkT}\right]\right)$$

$$I_D = \frac{W}{L} \mu_e \left(\frac{kT}{q}\right)^2 C_T \exp\left[\frac{q(V_{GS} - V_T)}{nkT}\right] \left(1 - \exp\left[-\frac{qV_{DS}}{nkT}\right]\right)$$


$$I_D = \frac{W}{L} \mu_e \left(\frac{kT}{q}\right) Q(V_{GS}, V_{DS})$$

$$\rightarrow Q(V_{GS}, V_{DS}) = \frac{I_D L}{W \mu_e} \left(\frac{q}{kT}\right)$$

For long channel at small  $V_{DS}$ , the channel charge (source side) is:

$$Q(V_{GS}) = \frac{I_D L}{W \mu_e} \left(\frac{q}{kT}\right)$$

# Sub-bands spectrum



SW80 eigs are lower with smaller dispersion (larger density of states)